Logic debugging by replacing internal gates with new functions

Supervisor
Masahiro Fujita - University of Tokyo
Date and time
Monday, September 14, 2015 at 11:00 AM - 10:45 rinfresco, 11:00 inizio seminario
Place
Ca' Vignal 2, Floor 1°, Lecture Hall L
Programme Director
Tiziano Villa
External reference
Publication date
August 31, 2015
Department
Computer Science  

Summary

First we present a general QBF (Quantified Boolean Formula)-based formulation and its SAT-based solver which can be applied to partial logic synthesis. It can deal with problems including logic debugging, test pattern generation for multiple functional faults and logic optimization. Then we show its application and extension for logic debugging by replacing internal gates with new appropriate functions. We describe experiences on debugging industrial circuits, and based on them define different problems: replacing only functions of internal gates (no change in circuit topology), replacing internal gates with new functions of primary inputs, and replacing internal gates with new functions of internal signals. The last one is the most general approach for logic debugging, but needs new formulations. A new search method for good internal signals as inputs to the replacing functions, which is based on QBF formulation, is presented. This method is quite different from the previous ones in the sense that it searches not only for appropriate functions which replace the target gates, but also their inputs out of all internal signals.





© 2002 - 2021  Verona University
Via dell'Artigliere 8, 37129 Verona  |  P. I.V.A. 01541040232  |  C. FISCALE 93009870234